



CYPRESS

CY7C1041B

## 256K x 16 Static RAM

## Features

- High speed  
— $t_{AA} = 12$  ns
- Low active power  
— 1540 mW (max.)
- Low CMOS standby power (L version)  
— 2.75 mW (max.)
- 2.0V Data Retention (400  $\mu$ W at 2.0V retention)
- Automatic power-down when deselected
- TTL-compatible inputs and outputs
- Easy memory expansion with CE and OE features

## Functional Description

The CY7C1041B is a high-performance CMOS static RAM organized as 262,144 words by 16 bits.

Writing to the device is accomplished by taking Chip Enable (CE) and Write Enable (WE) inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O<sub>0</sub> through I/O<sub>7</sub>), is


written into the location specified on the address pins (A<sub>0</sub> through A<sub>17</sub>). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O<sub>8</sub> through I/O<sub>15</sub>) is written into the location specified on the address pins (A<sub>0</sub> through A<sub>17</sub>).

Reading from the device is accomplished by taking Chip Enable (CE) and Output Enable (OE) LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins will appear on I/O<sub>0</sub> to I/O<sub>7</sub>. If Byte High Enable (BHE) is LOW, then data from memory will appear on I/O<sub>8</sub> to I/O<sub>15</sub>. See the truth table at the back of this data sheet for a complete description of read and write modes.

The input/output pins (I/O<sub>0</sub> through I/O<sub>15</sub>) are placed in a high-impedance state when the device is deselected (CE HIGH), the outputs are disabled (OE HIGH), the BHE and BLE are disabled (BHE, BLE HIGH), or during a write operation (CE LOW, and WE LOW).

The CY7C1041B is available in a standard 44-pin 400-mil-wide body width SOJ and 44-pin TSOP II package with center power and ground (revolutionary) pinout.

## Logic Block Diagram



## Pin Configuration

SOJ TSOP II Top View	
A <sub>0</sub>	1
A <sub>1</sub>	2
A <sub>2</sub>	3
A <sub>3</sub>	4
A <sub>4</sub>	5
CE	6
I/O <sub>0</sub>	7
I/O <sub>1</sub>	8
I/O <sub>2</sub>	9
I/O <sub>3</sub>	10
V <sub>CC</sub>	11
V <sub>SS</sub>	12
I/O <sub>4</sub>	13
I/O <sub>5</sub>	14
I/O <sub>6</sub>	15
I/O <sub>7</sub>	16
WE	17
A <sub>5</sub>	18
A <sub>6</sub>	19
A <sub>7</sub>	20
A <sub>8</sub>	21
A <sub>9</sub>	22
A <sub>17</sub>	44
A <sub>16</sub>	43
A <sub>15</sub>	42
OE	41
BHE	40
BLE	39
I/O <sub>15</sub>	38
I/O <sub>14</sub>	37
I/O <sub>13</sub>	36
I/O <sub>12</sub>	35
V <sub>SS</sub>	34
V <sub>CC</sub>	33
I/O <sub>11</sub>	32
I/O <sub>10</sub>	31
I/O <sub>9</sub>	30
I/O <sub>8</sub>	29
NC	28
A <sub>14</sub>	27
A <sub>13</sub>	26
A <sub>12</sub>	25
A <sub>11</sub>	24
A <sub>10</sub>	23

1041B-2

## Selection Guide

	7C1041B-12	7C1041B-15	7C1041B-17	7C1041B-20	7C1041B-25
Maximum Access Time (ns)	12	15	17	20	25
Maximum Operating Current (mA)	Com'l Ind'l	200 220	190 210	180 200	170 190
Maximum CMOS Standby Current (mA)	Com'l Com'l L Ind'l	3 - -	3 0.5 6	3 0.5 6	3 0.5 6

### Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature  $-65^{\circ}\text{C}$  to  $+150^{\circ}\text{C}$

Ambient Temperature with Power Applied  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$

Supply Voltage on  $V_{\text{CC}}$  to Relative GND<sup>[1]</sup>  $-0.5\text{V}$  to  $+7.0\text{V}$

DC Voltage Applied to Outputs in High Z State<sup>[1]</sup>  $-0.5\text{V}$  to  $V_{\text{CC}} + 0.5\text{V}$

DC Input Voltage<sup>[1]</sup>  $-0.5\text{V}$  to  $V_{\text{CC}} + 0.5\text{V}$

Current into Outputs (LOW)  $20\text{ mA}$

### Operating Range

Range	Ambient Temperature <sup>[2]</sup>	$V_{\text{CC}}$
Commercial	$0^{\circ}\text{C}$ to $+70^{\circ}\text{C}$	$5\text{V} \pm 0.5$
Industrial	$-40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$	

### Electrical Characteristics Over the Operating Range

Parameter	Description	Test Conditions		7C1041B-12		7C1041B-15		7C1041B-17		Unit
				Min.	Max.	Min.	Max.	Min.	Max.	
$V_{\text{OH}}$	Output HIGH Voltage	$V_{\text{CC}} = \text{Min.}, I_{\text{OH}} = -4.0\text{ mA}$		2.4		2.4		2.4		V
$V_{\text{OL}}$	Output LOW Voltage	$V_{\text{CC}} = \text{Min.}, I_{\text{OL}} = 8.0\text{ mA}$			0.4		0.4		0.4	V
$V_{\text{IH}}$	Input HIGH Voltage			2.2	$V_{\text{CC}} + 0.5$	2.2	$V_{\text{CC}} + 0.5$	2.2	$V_{\text{CC}} + 0.5$	V
$V_{\text{IL}}$	Input LOW Voltage <sup>[1]</sup>			-0.5	0.8	-0.5	0.8	-0.5	0.8	V
$I_{\text{IX}}$	Input Load Current	$\text{GND} \leq V_{\text{I}} \leq V_{\text{CC}}$		-1	+1	-1	+1	-1	+1	$\mu\text{A}$
$I_{\text{OZ}}$	Output Leakage Current	$\text{GND} \leq V_{\text{OUT}} \leq V_{\text{CC}}, \text{Output Disabled}$		-1	+1	-1	+1	-1	+1	$\mu\text{A}$
$I_{\text{CC}}$	$V_{\text{CC}}$ Operating Supply Current	$V_{\text{CC}} = \text{Max.}, f = f_{\text{MAX}} = 1/t_{\text{RC}}$	Com'l Ind'l		200		190		180	mA
$I_{\text{SB1}}$	Automatic CE Power-Down Current — TTL Inputs	$\text{Max. } V_{\text{CC}}, \overline{\text{CE}} \geq V_{\text{IH}}$ $V_{\text{IN}} \geq V_{\text{IH}}$ or $V_{\text{IN}} \leq V_{\text{IL}}, f = f_{\text{MAX}}$			40		40		40	mA
$I_{\text{SB2}}$	Automatic CE Power-Down Current — CMOS Inputs	$\text{Max. } V_{\text{CC}}, \overline{\text{CE}} \geq V_{\text{CC}} - 0.3\text{V},$ $V_{\text{IN}} \geq V_{\text{CC}} - 0.3\text{V},$ or $V_{\text{IN}} \leq 0.3\text{V}, f = 0$	Com'l		3		3		3	mA
			Com'l	L	-		0.5		0.5	mA
			Ind'l		-		6		6	mA

#### Notes:

1.  $V_{\text{IL}}$  (min.) =  $-2.0\text{V}$  for pulse durations of less than 20 ns.


2.  $T_A$  is the case temperature.

**Electrical Characteristics** Over the Operating Range (continued)

Parameter	Description	Test Conditions	7C1041B-20		7C1041B-25		Unit
			Min.	Max.	Min.	Max.	
$V_{OH}$	Output HIGH Voltage	$V_{CC} = \text{Min.}$ , $I_{OH} = -4.0 \text{ mA}$	2.4		2.4		V
$V_{OL}$	Output LOW Voltage	$V_{CC} = \text{Min.}$ , $I_{OL} = 8.0 \text{ mA}$		0.4		0.4	V
$V_{IH}$	Input HIGH Voltage		2.2	$V_{CC} + 0.5$	2.2	$V_{CC} + 0.5$	V
$V_{IL}$	Input LOW Voltage <sup>[1]</sup>		-0.5	0.8	-0.5	0.8	V
$I_{IX}$	Input Load Current	$GND \leq V_I \leq V_{CC}$	-1	+1	-1	+1	$\mu A$
$I_{OZ}$	Output Leakage Current	$GND \leq V_{OUT} \leq V_{CC}$ , Output Disabled	-1	+1	-1	+1	$\mu A$
$I_{CC}$	$V_{CC}$ Operating Supply Current	$V_{CC} = \text{Max.}$ , $f = f_{MAX} = 1/t_{RC}$	Com'l Ind'l	170		160	mA
				190		180	mA
$I_{SB1}$	Automatic CE Power-Down Current — TTL Inputs	$Max. V_{CC}, CE \geq V_{IH}$ $V_{IN} \geq V_{IH}$ or $V_{IN} \leq V_{IL}, f = f_{MAX}$		40		40	mA
$I_{SB2}$	Automatic CE Power-Down Current — CMOS Inputs	$Max. V_{CC}, CE \geq V_{CC} - 0.3V$ , $V_{IN} \geq V_{CC} - 0.3V$ , or $V_{IN} \leq 0.3V, f = 0$	Com'l Com'l   L Ind'l	3 0.5 6		3 0.5 6	mA

**Capacitance<sup>[3]</sup>**

Parameter	Description	Test Conditions	Max.	Unit
$C_{IN}$	Input Capacitance	$T_A = 25^\circ C, f = 1 \text{ MHz}$ , $V_{CC} = 5.0V$	8	pF
$C_{OUT}$	I/O Capacitance		8	pF

**AC Test Loads and Waveforms**


Equivalent to: THÉVENIN EQUIVALENT


**Note:**

3. Tested initially and after any design or process changes that may affect these parameters.

**Switching Characteristics<sup>[4]</sup>** Over the Operating Range

Parameter	Description	7C1041B-12		7C1041B-15		7C1041B-17		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
<b>READ CYCLE</b>								
$t_{power}$	$V_{CC}$ (typical) to the First Access <sup>[5]</sup>	1		1		1		ms
$t_{RC}$	Read Cycle Time	12		15		17		ns
$t_{AA}$	Address to Data Valid		12		15		17	ns
$t_{OHA}$	Data Hold from Address Change	3		3		3		ns
$t_{ACE}$	$\overline{CE}$ LOW to Data Valid		12		15		17	ns
$t_{DOE}$	$\overline{OE}$ LOW to Data Valid		6		7		7	ns
$t_{LZOE}$	$\overline{OE}$ LOW to Low Z	0		0		0		ns
$t_{HZOE}$	$\overline{OE}$ HIGH to High Z <sup>[6, 7]</sup>		6		7		7	ns
$t_{LZCE}$	$\overline{CE}$ LOW to Low Z <sup>[7]</sup>	3		3		3		ns
$t_{HZCE}$	$\overline{CE}$ HIGH to High Z <sup>[6, 7]</sup>		6		7		7	ns
$t_{PU}$	$\overline{CE}$ LOW to Power-Up	0		0		0		ns
$t_{PD}$	$\overline{CE}$ HIGH to Power-Down		12		15		17	ns
$t_{DBE}$	Byte Enable to Data Valid		6		7		7	ns
$t_{LZBE}$	Byte Enable to Low Z	0		0		0		ns
$t_{HZBE}$	Byte Disable to High Z		6		7		7	ns
<b>WRITE CYCLE<sup>[8, 9]</sup></b>								
$t_{WC}$	Write Cycle Time	12		15		17		ns
$t_{SCE}$	$\overline{CE}$ LOW to Write End	10		12		14		ns
$t_{AW}$	Address Set-Up to Write End	10		12		14		ns
$t_{HA}$	Address Hold from Write End	0		0		0		ns
$t_{SA}$	Address Set-Up to Write Start	0		0		0		ns
$t_{PWE}$	$\overline{WE}$ Pulse Width	10		12		14		ns
$t_{SD}$	Data Set-Up to Write End	7		8		8		ns
$t_{HD}$	Data Hold from Write End	0		0		0		ns
$t_{LZWE}$	$\overline{WE}$ HIGH to Low Z <sup>[7]</sup>	3		3		3		ns
$t_{HZWE}$	$\overline{WE}$ LOW to High Z <sup>[6, 7]</sup>		6		7		7	ns
$t_{BW}$	Byte Enable to End of Write	10		12		12		ns

**Notes:**

4. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified  $I_O/I_{OH}$  and 30-pF load capacitance.
5. This part has a voltage regulator which steps down the voltage from 5V to 3.3V internally.  $t_{power}$  time has to be provided initially before a read/write operation is started.
6.  $t_{HZOE}$ ,  $t_{HZCE}$ , and  $t_{HZWE}$  are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured  $\pm 500$  mV from steady-state voltage.
7. At any given temperature and voltage condition,  $t_{HZCE}$  is less than  $t_{LZCE}$ ,  $t_{HZOE}$  is less than  $t_{LZOE}$ , and  $t_{HZWE}$  is less than  $t_{LZWE}$  for any given device.
8. The internal write time of the memory is defined by the overlap of CE LOW, and WE LOW. CE and WE must be LOW to initiate a write, and the transition of either of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.
9. The minimum write cycle time for Write Cycle no. 3 (WE controlled, OE LOW) is the sum of  $t_{HZWE}$  and  $t_{SD}$ .

**Switching Characteristics<sup>[4]</sup>** Over the Operating Range (continued)

Parameter	Description	7C1041B-20		7C1041B-25		Unit
		Min.	Max.	Min.	Max.	
<b>READ CYCLE</b>						
t <sub>power</sub>	V <sub>CC</sub> (typical) to the First Access <sup>[5]</sup>	1		1		1
t <sub>RC</sub>	Read Cycle Time	20		25		ns
t <sub>AA</sub>	Address to Data Valid		20		25	ns
t <sub>OHA</sub>	Data Hold from Address Change	3		5		ns
t <sub>ACE</sub>	CE LOW to Data Valid		20		25	ns
t <sub>DOE</sub>	OE LOW to Data Valid		8		10	ns
t <sub>LZOE</sub>	OE LOW to Low Z	0		0		ns
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[6, 7]</sup>		8		10	ns
t <sub>LZCE</sub>	CE LOW to Low Z <sup>[7]</sup>	3		5		ns
t <sub>HZCE</sub>	CE HIGH to High Z <sup>[6, 7]</sup>		8		10	ns
t <sub>PU</sub>	CE LOW to Power-Up	0		0		ns
t <sub>PD</sub>	CE HIGH to Power-Down		20		25	ns
t <sub>DBE</sub>	Byte Enable to Data Valid		8		10	ns
t <sub>LZBE</sub>	Byte Enable to Low Z	0		0		ns
t <sub>HZBE</sub>	Byte Disable to High Z		8		10	ns
<b>WRITE CYCLE<sup>[8, 9]</sup></b>						
t <sub>WC</sub>	Write Cycle Time	20		25		ns
t <sub>SCE</sub>	CE LOW to Write End	13		15		ns
t <sub>AW</sub>	Address Set-Up to Write End	13		15		ns
t <sub>HA</sub>	Address Hold from Write End	0		0		ns
t <sub>SA</sub>	Address Set-Up to Write Start	0		0		ns
t <sub>PWE</sub>	WE Pulse Width	13		15		ns
t <sub>SD</sub>	Data Set-Up to Write End	9		10		ns
t <sub>HD</sub>	Data Hold from Write End	0		0		ns
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[7]</sup>	3		5		ns
t <sub>HZWE</sub>	WE LOW to High Z <sup>[6, 7]</sup>		8		10	ns
t <sub>BW</sub>	Byte Enable to End of Write	13		15		ns

**Data Retention Characteristics** Over the Operating Range (**L** version only)


Parameter	Description			Conditions <sup>[11]</sup>	Min.	Max.	Unit	
V <sub>DR</sub>	V <sub>CC</sub> for Data Retention				2.0		V	
I <sub>CCDR</sub>	Data Retention Current	Com'l	L	$V_{CC} = V_{DR} = 3.0V$ , $CE \geq V_{CC} - 0.3V$ , $V_{IN} \geq V_{CC} - 0.3V$ or $V_{IN} \leq 0.3V$		200	µA	
t <sub>CDR</sub> <sup>[3]</sup>	Chip Deselect to Data Retention Time				0		ns	
t <sub>R</sub> <sup>[10]</sup>	Operation Recovery Time				t <sub>RC</sub>		ns	

**Notes:**

 10. t<sub>r</sub> ≤ 3 ns for the -12 and -15 speeds, t<sub>r</sub> ≤ 5 ns for the -20 and slower speeds.

 11. No input may exceed V<sub>CC</sub> + 0.5V.


### Data Retention Waveform



1041B-5


### Switching Waveforms

#### Read Cycle No. 1<sup>[12, 13]</sup>



1041B-6

#### Read Cycle No. 2 ( $\overline{OE}$ Controlled)<sup>[13, 14]</sup>




1041B-7

#### Notes:


12. Device is continuously selected.  $\overline{OE}$ ,  $\overline{CE}$ ,  $\overline{BHE}$ , and/or  $\overline{BHE} = V_{IL}$ .
13. WE is HIGH for read cycle.
14. Address valid prior to or coincident with  $\overline{CE}$  transition LOW.

## Switching Waveforms (continued)

### Write Cycle No. 1 ( $\overline{\text{CE}}$ Controlled)<sup>[15, 16]</sup>




### Write Cycle No. 2 ( $\overline{\text{BLE}}$ or $\overline{\text{BHE}}$ Controlled)



#### Notes:

15. Data I/O is high impedance if  $\overline{\text{OE}}$  or  $\overline{\text{BHE}}$  and/or  $\overline{\text{BLE}} = V_{IH}$ .
16. If  $\overline{\text{CE}}$  goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state.

**Switching Waveforms** (continued)

**Write Cycle No. 3 (WE Controlled,  $\overline{OE}V$ )**


1041B-10

**Truth Table**


<b>CE</b>	<b>OE</b>	<b>WE</b>	<b>BLE</b>	<b>BHE</b>	<b>I/O<sub>0</sub>-I/O<sub>7</sub></b>	<b>I/O<sub>8</sub>-I/O<sub>15</sub></b>	<b>Mode</b>	<b>Power</b>
H	X	X	X	X	High Z	High Z	Power Down	Standby ( $I_{SB}$ )
L	L	H	L	L	Data Out	Data Out	Read All bits	Active ( $I_{CC}$ )
L	L	H	L	H	Data Out	High Z	Read Lower bits only	Active ( $I_{CC}$ )
L	L	H	H	L	High Z	Data Out	Read Upper bits only	Active ( $I_{CC}$ )
L	X	L	L	L	Data In	Data In	Write All bits	Active ( $I_{CC}$ )
L	X	L	L	H	Data In	High Z	Write Lower bits only	Active ( $I_{CC}$ )
L	X	L	H	L	High Z	Data In	Write Upper bits only	Active ( $I_{CC}$ )
L	H	H	X	X	High Z	High Z	Selected, Outputs Disabled	Active ( $I_{CC}$ )

**Ordering Information**


<b>Speed (ns)</b>	<b>Ordering Code</b>	<b>Package Name</b>	<b>Package Type</b>	<b>Operating Range</b>
12	CY7C1041B-12VC	V34	44-Lead (400-Mil) Molded SOJ	Commercial
	CY7C1041B-12ZC	Z44	44-Lead TSOP Type II	
15	CY7C1041B-15VC	V34	44-Lead (400-Mil) Molded SOJ	
	CY7C1041BL-15VC	V34	44-Lead (400-Mil) Molded SOJ	
	CY7C1041B-15ZC	Z44	44-Lead TSOP Type II	
	CY7C1041BL-15ZC	Z44	44-Lead TSOP Type II	
17	CY7C1041B-17VC	V34	44-Lead (400-Mil) Molded SOJ	
	CY7C1041BL-17VC	V34	44-Lead (400-Mil) Molded SOJ	
	CY7C1041B-17ZC	Z44	44-Lead TSOP Type II	
	CY7C1041BL-17ZC	Z44	44-Lead TSOP Type II	
20	CY7C1041B-20VC	V34	44-Lead (400-Mil) Molded SOJ	
	CY7C1041BL-20VC	V34	44-Lead (400-Mil) Molded SOJ	
	CY7C1041B-20ZC	Z44	44-Lead TSOP Type II	
	CY7C1041BL-20ZC	Z44	44-Lead TSOP Type II	
25	CY7C1041B-25VC	V34	44-Lead (400-Mil) Molded SOJ	
	CY7C1041BL-25VC	V34	44-Lead (400-Mil) Molded SOJ	
	CY7C1041B-25ZC	Z44	44-Lead TSOP Type II	
	CY7C1041BL-25ZC	Z44	44-Lead TSOP Type II	
15	CY7C1041B-15ZI	Z44	44-Lead TSOP Type II	Industrial
	CY7C1041B-15VI	V34	44-Lead (400-Mil) Molded SOJ	
17	CY7C1041B-17ZI	V34	44-Lead TSOP Type II	
	CY7C1041B-17VI	Z44	44-Lead (400-Mil) Molded SOJ	
20	CY7C1041B-20ZI	Z44	44-Lead TSOP Type II	
	CY7C1041B-20VI	Z44	44-Lead (400-Mil) Molded SOJ	
25	CY7C1041B-25ZI	Z44	44-Lead TSOP Type II	
	CY7C1041B-25VI	Z44	44-Lead (400-Mil) Molded SOJ	

## Package Diagrams

**44-Lead (400-Mil) Molded SOJ V34**



**44-Pin TSOP II Z44**





**CY7C1041B**

**Document Title:** CY7C1041B 256K x 16 Static RAM  
**Document Number:** 38-05142

<b>REV.</b>	<b>ECN NO.</b>	<b>Issue Date</b>	<b>Orig. of Change</b>	<b>Description of Change</b>
**	109886	09/15/01	SZV	Change from Spec number: 38-00938 to 38-05142